An Effective BIST TPG for Variable Precision Floating Point Multiplier
نویسندگان
چکیده
The accuracy of the multiplication depends on the precision of the multiplier. The variable precision floating point multiplier will have more accuracy when compared with the fixed precision multiplier. In this paper a variable precision floating point multiplier is considered. An effective BIST test pattern generator for variable precision floating point multiplier is proposed. A BIST TPG consists of pseudo random test pattern generator for the variable precision floating point multiplier and a comparator is used to compare the output response and the expected response, a control unit is used for selecting either primary inputs or the test pattern for the variable precision floating point multiplier. The Linear feedback shift registers are used to generate the pseudo random test pattern generation. The LFSR are very much efficient in producing the random test vectors which is used to produce high
منابع مشابه
BIST Architecture and Implementation of 64-Bit Double Precision Floating Point Multiplier Using VHDL
In this paper a 64-bit double precision floating point multiplier is implemented. A BIST test pattern generator for double precision multiplier is proposed. Linear feedback shift registers are used to generate the test pattern. A comparator is used to compare the output response and the expected response. For the circuit to work correctly the output response must be the same as the expected res...
متن کاملPerformance Comparison of Fast Multipliers Implemented on Variable Precision Floating Point Multiplication Algorithm
The multiplication is the basic arithmetic operation in any typical processor. The multiplication process requires more hardware resources and processing time when compared with addition and subtraction. The accuracy of a multiplication mostly relies on the precision of the multiplication; a variable precision multiplier will have more accuracy than single or double precision multipliers. In th...
متن کاملReview of LP - TPG Using LP - LFSR for Switching Activities
Test pattern generator (TPG) is more suitable for built in self test (BIST) structures used for testing of VLSI circuits. The objective of the BIST is to reduce power consumption, switching time and power dissipation without affecting the fault coverage. Low power linear feedback shift register (LPLFSR) is employed for TPG in order to reduce switching activities. This paper presents multiplier,...
متن کاملPhase Delay in MAC-based Analog Functional Testing in Mixed-Signal Systems
A Built-In Self-Test (BIST) approach has been proposed for functionality measurements of analog circuitry in mixed-signal systems. The BIST circuitry consists of a direct digital synthesizer (DDS) based test pattern generator (TPG) and multiplier/accumulator (MAC) based output response analyzer (ORA). In this paper we investigate and discuss the effects of phase delay on analog functionality me...
متن کاملLow Power BIST for Wallace Tree-Based Fast Multipliers
The low power as a feature of a BIST scheme is a significant target due to quality as well as cost related issues. In this paper we examine the testability of multipliers based on Booth encoding and Wallace tree summation of the partial products and we present a methodology for deriving a low power Built In Self Test (BIST) scheme for them. We propose several design rules for designing the Wall...
متن کامل